Source: ChipDesign In the not too distant past –– say 20- to 30 years ago –– hardware emulators were huge and hulking, with a massive amount of cables and wires trailing all over the floor. I still remember my first visit to AMD in Austin, Texas, back in 1995, when I saw Quickturn’s Enterprise Emulation … Read more
Dr. Lauro Rizzatti paid close attention to trends at DAC two weeks ago and wrote them up in a trip report for EETimes readers. Source: EETimes As per tradition, Gary Smith kicked off the 52nd DAC June 7 in San Francisco, presenting his EDA industry forecast. Gary remarked that EDA is healthy at over $6 … Read more
Source: Verification Horizons Power continues to be a primary concern for handheld and smart devices, with their high resolution screens that require long battery life, as well as for wall-plugged equipment in datacenters and network configurations, for which the cost of operation is a key market factor. While FinFET process technology reduces static leakage, dynamic power … Read more
What’s needed for power analysis in million-gate SoCs. Source: Semiconductor Engineering Power analysis has quickly become equally as important as functional verification for today’s power-hungry SoCs. Yet, until now, it was not possible to fully analyze dynamic power in very large SoCs running embedded software. That day has finally arrived with new emulation platform software … Read more
Source: Verification Horizons There are intrinsic limitations in the current approach for estimating dynamic power consumption. Briefly, the approach consists of a file-based flow that evolves through two steps. First, a simulator or emulator tracks the switching activity either cumulatively for the entire run in a switching activity interchange format (SAIF) file, or on a cycle-by-cycle … Read more
Source: Verification Horizons THE SECOND DECADE In the second decade, the hardware emulation landscape changed considerably with a few mergers and acquisitions and new players entering the market. The hardware emulators improved notably via new architectures based on custom ASICs. The supporting software improved remarkably and new modes of deployment were devised. The customer base … Read more
By switching to an emulation-based methodology, a company developing application processor units (APUs) can bring up the design on the emulator in days, and typical design changes can be accommodated in less than a day. Source: Electronic Design This year’s International Computer Electronics Show (CES) continued to amaze me with a never-ending display of mindboggling electronic … Read more
The unstoppable rise in design sizes has been taxing heavily the EDA verification tools. Dynamic power estimation tools are one example. Source: EE Times Several incentives entice consumers to upgrade their mobile gadgets frequently. From more functionality and enhanced user experience, to a more attractive user interface to enliven usage, lighter weight, longer battery life, and … Read more
By eliminating a file-based flow, new tools offer a complete RTL power exploration and accurate gate-level power analysis process. Source: EE Times In a recent post, I highlighted the intrinsic limitations of the current approach to estimate dynamic power consumption. Briefly, the approach consists of a file-based flow that evolves through two steps. First, a simulator … Read more
Source: EDACafe Emulation is enjoying its moment in the spotlight and none too soon. Design complexity of all types has conspired to make chip verification an arduous task. These days, the fabric of system-on-chip (SoC) designs includes several processing cores, large sets of specialized IP, a plethora of peripherals and complex memories, routinely pushing the design … Read more